Statistics
RANK
168
of 273 501
REPUTATION
652
CONTRIBUTIONS
3 Questions
604 Answers
ANSWER ACCEPTANCE
100.0%
VOTES RECEIVED
83
RANK
134 of 18 460
REPUTATION
8 741
AVERAGE RATING
3.90
CONTRIBUTIONS
19 Files
DOWNLOADS
59
ALL TIME DOWNLOADS
86767
RANK
of 122 967
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Content Feed
why the subtraction gives the wrong ans.?
Integers in MATLAB have Saturation behaviors. To avoid saturation behavior of Integers when using MATLAB Code, you may need to ...
ungefär 5 timmar ago | 0
What exactly do coder config InputPipeline and OutputPipeline do?
In MATLAB to HDL workflow InputPipeline and OutputPipeline options insert pipelines on the whole function. You can also control...
3 dagar ago | 0
Problem facing in matlab code to vhdl code convertion
https://www.mathworks.com/help/hdlcoder/matlab-algorithm-design.html Please check out this page for best practices in writing M...
5 dagar ago | 0
hdlcoder.optimizeDesign on matlab function
hdlcoder.optimizeDesign runs Simulink to HDL workflow (makehdl) under the hood. I have communicated to the dev team the request...
14 dagar ago | 0
| accepted
Simulink HDL coder Shift register SIPO
https://www.mathworks.com/help/hdlcoder/ref/deserializer1d.html You can also consider using the Deserializer block to convert s...
15 dagar ago | 0
Is it possible to use different target hardware for implementing deep learning HDL toolbox?
DL HDL ships bitstreams for few reference boards. However, DL HDL IP can be customized to any custom FPGA / ASIC configuration....
15 dagar ago | 1
| accepted
why do i get this error?
Please attach files that can run without error. I got an error running the runtrial.m file. You need break the design that nee...
28 dagar ago | 0
why do i get this error?
Can you share the design, testbench and the project files? It looks like you are running into some issue with classes during f...
28 dagar ago | 0
HDLCoder hdl.ram: Error System Object methods can only be called once
can you please share the design.m, testbench.m and matched_filter.prj files associated with the matched filter design with the c...
ungefär en månad ago | 0
Error while using HDL coder: variable-size matrix type is not supported for HDL code generation
Can you please share design (Inter_func.m) and testbench (Inter_func_tb.m) driving the design with valid inputs and the HDL Code...
ungefär en månad ago | 0
How to solve error Qt: Untested Windows version 6.2 detected! while trying to run create project task in hdl coder ?
Can you share few more details and the error stack you see in the command window? Does this error happen when running AMD/Xil...
ungefär en månad ago | 0
Error while targeting FPGA through simulink, I am trying to implement 'OFDM Transmit and Receive Using Analog Devices AD9361/AD9364' example of MATLAB.
I think you are referring to this demo. OFDM Transmit and Receive Using Analog Devices AD9361/AD9364 https://www.mathworks.c...
ungefär en månad ago | 0
how do i convert this code to HDL using hdl coder?
You can follow these examples in Deep Learning HDL Toolbox. https://www.mathworks.com/help/deep-learning-hdl/examples.html
ungefär en månad ago | 0
Meaning code setDatType RefMdl
This code is looking for specific block name patterns and based on block name assigning output types for the blocks.
ungefär en månad ago | 0
| accepted
[Simulink] get the parameter of the block to be variable in HDL
HDL Coder supports bitshift block with shift length specified via input port. Reach out to technical support on your specific u...
ungefär 2 månader ago | 0
While running the 'OFDM Transmit and Receive Using Analog Devices AD9361/AD9364' example of MATLAB in Ubuntu, Matlab is crashing while generating the bitstream in HDL Workflow
This is not exected behavior. Can you share more details? Does the folder have HDL code generated? What is the last phase wher...
ungefär 2 månader ago | 0
Binary Point scaling Vs Slope Bias scaling
HDL Coder currently does not support Slope Bias Scaling for efficiency reasons. Please consider using Binary Point Scaling for b...
ungefär 2 månader ago | 0
HDL coder implementation of dsp.MovingAverage (moving/block average)
function [y, validOut] = moving_average(x, validIn) %#codegen % Declare persistent array and persistent window size persist...
ungefär 2 månader ago | 0
| accepted
HDL FIFO accepts three more pushes before signalling full
Can you share the model? thanks
2 månader ago | 0
| accepted
How to create or develop an HDL Verifier function for a specific HDL model
https://www.mathworks.com/help/hdlcoder/ug/verify-sobel-edge-detection-algorithm-in-matlab-to-hdl-workflow.html Example that sh...
2 månader ago | 0
| accepted
HDL Coder fails to generate VHDL, Assertion failed: b:\matlab\src\cgir_hdl\pir_transforms\corecomplowering.hpp:97
This is an unexpected error. Can you file a bug report with the support team? There should be a readable error message in case ...
2 månader ago | 0
HDL Coder Variable Size Matrix
Can you share your design and testbench and the project file used? Thanks
3 månader ago | 0
Memory not Initialized in Simulink HDL causing problems in FPGA simulation.
https://www.mathworks.com/help/hdlcoder/ug/rtl-customizations-for-rams.html RTL Customization Parameters for RAMs This page ...
3 månader ago | 0
How to update HDL verifier block when VHDL source changes its port definition?
https://www.mathworks.com/help/hdlverifier/ug/import-hdl-code-for-hdl-cosimulation-block.html does your question refer to this ...
3 månader ago | 0
How to call vhdl program from matlab script
https://www.mathworks.com/help/hdlcoder/ref/hdl.blackbox-system-object.html Integrate Custom HDL Code Into MATLAB Design h...
3 månader ago | 0
| accepted
"Detect Increase" causes multiple identical HDL files to be generated with HDL coder
Please consider this option to increase reuse of shared modules. https://www.mathworks.com/help/hdlcoder/ug/generating-reusab...
3 månader ago | 0
Timing error happened when seting series IIR filter in Speedgoat target machine
Please reach out to tech support for guidance on the topic with your model. You can use the workflow to get a high level view o...
3 månader ago | 0
| accepted
What are the implications of using the Derivative block in Simulink?
Prachi, You need to use discrete blocks suitable for HDL code generation. See ex: https://www.mathworks.com/help/simulink/slr...
3 månader ago | 0
How to convert the simscape sample model('ssc_lithium_cell_1RC') to HDL
The model needs to be made Simscape HDL compliant for FPGA/HIL targeting. Watch out this space for guidance on this topic or rea...
4 månader ago | 0
XADC in System Generator/Model Composer for MATLAB
Can you share your Simulink model? Are you trying to utilize HDL Coder workflow advisor IP core generation features? https:/...
4 månader ago | 0