Videos and Webinars

Using Custom Boards for FPGA-in-the-Loop Verification

Nadereh Rooein, MathWorks

Perform FPGA-based verification with custom boards using MATLAB^® and Simulink^® as test benches. Figures based on or adapted from figures and text owned by Xilinx, Inc. and used with permission. Copyright 2013 Xilinx, Inc.

Product Focus

HDL Verifier

Related Products

HDL Verifier

Related Videos and Webinars

Generate SystemVerilog DPI for Analog Mixed-Signal...

Generating DPI-C Models from MATLAB Using HDL Verifier

Indian Space Research Organization Simulates Hybrid...

Reshape a Matrix Without Using a for Loop

Verification Workflow for Model Based Design Using...

Design and Verification of FPGA and ASIC Applications

Determining Vibro-Acoustic Effects in Multidomain Systems...

How to Build Custom Motor Controllers for Zynq SoCs with...

Using Bode Plots, Part 2: Open Loop Shaping

Using try/catch in a While Loop to Repeatedly Execute...

Using Bode Plots, Part 1: Closed-Loop Systems

Model-Based Design for DO-178C Software Development with...

Building a Matrix in a For Loop

How to Store a Series of Vectors from a for Loop

Introduction to FPGA Design Using MATLAB and Simulink

Developing a New Control Unit Using an FPGA

Smarter System Verification using Simulink and Simics

DO-178B Certification: Automate and Streamline Using Code...

Model-Based Design for DO-178C Software Development with...

Utilization of Simulink Verification and Validation and...