hdl code generation from simulink model
2 views (last 30 days)
Show older comments
Hello, I am trying to generate VHDL code for my simulink project. I am using matlab 2020 and my model has two adress entries, which are connected to a FROM File that read adress data from a '.mat' file.
I get this final error as shown in the figure. during the code generation I commented the two input From File, which was demanded by the 'HDL Code Generation Check Report' as error correction.
So the two inputs of the model still with no data, I don't know if this is the cause of the error.
Thank you so much for your help and time.![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/664075/image.png)
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/664075/image.png)
0 Comments
Answers (1)
Kiran Kintali
on 24 Jun 2021
All input ports are connected to DUT shold be connected with valid sample times.
Run "hdlsetup" command and make sure all sample times are defined. No pink (inf sample time color) inside the DUT. If there are constants associate sample time or add -1 as sample time to inherit sample times for back propagation.
Run this check to make sure you do not have invalid sample times in the DUT
Check for infinite and continuous sample time sources
3 Comments
See Also
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!