What Is HDL Verifier?
Test and verify Verilog® and VHDL® designs for FPGAs, ASICs, and SoCs with HDL Verifier™. Verify RTL with testbenches running in MATLAB® or Simulink® using cosimulation with HDL simulators. Use these same testbenches with FPGA and SoC development boards to verify HDL implementations in hardware.
HDL Verifier generates SystemVerilog verification models for use in RTL testbenches, including Universal Verification Methodology (UVM) testbenches. These models run natively in simulators from Siemens®, Cadence®, Synopsys®, and Xilinx® via the SystemVerilog Direct Programming Interface (DPI).
HDL Verifier provides tools for debugging and testing FPGA implementations on Xilinx, Intel®, and Microchip boards. You can use MATLAB to write to and read from memory-mapped registers for testing designs on hardware. You can insert probes into designs and set trigger conditions to upload internal signals into MATLAB for visualization and analysis.
You can also select a web site from the following list:
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.