Statistics
4 Questions
0 Answers
RANK
66 866
of 300 381
REPUTATION
0
CONTRIBUTIONS
4 Questions
0 Answers
ANSWER ACCEPTANCE
25.0%
VOTES RECEIVED
0
RANK
of 20 941
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168 477
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Simulation of HDL black box design segfaults in Linux OS but passes in Windows 10/11
Here is the issue: I've wrapped a VHDL design that implements a filterbank. This is done using a blackbox. For those unfamiliar...
nästan 4 år ago | 0 answers | 0
0
answersQuestion
System Generator: HDL Black Box include mem files.
I have successfully managed to wrap up most of my HDL cores in black boxes in Simulink. They can be successfully simulated and s...
mer än 4 år ago | 2 answers | 0
2
answersQuestion
Wrap Xilinx IP in Simulink black box
Hi all, I have done several of the Xilinx tutorials for black-box wrapping of HDL in Simulink but have not come across one yet ...
mer än 5 år ago | 2 answers | 0
2
answersQuestion
Error when parsing VHDL with moden commenting style.
MATLAB version: R2019a Update 6. Hi All, Not sure if this is owing to my using a slightly older version of Matlab, but there a...
mer än 5 år ago | 0 answers | 0
