Statistics
2 Questions
0 Answers
RANK
299 462
of 300 352
REPUTATION
0
CONTRIBUTIONS
2 Questions
0 Answers
ANSWER ACCEPTANCE
0.0%
VOTES RECEIVED
0
RANK
of 20 928
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168 212
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Is it possible to achieve a 50% duty cycle while dividing a clock by a fractional number like 1.5?
I am modeling a frequency divider architecture in Simulink using a fractional division block with a DSM (Delta-Sigma Modulator)....
ungefär en månad ago | 1 answer | 0
1
answerQuestion
Why was the continuous-time VCO block discontinued in the Communications Toolbox, and what is the recommended way to model it for PLL/RF synthesizer design?
I am designing a PLL/frequency synthesizer for an RF transceiver, and for this application I require a continuous-time VCO to ge...
ungefär en månad ago | 0 answers | 0
