photo

KH


Last seen: 5 dagar ago |  Active since 2024

Followers: 0   Following: 0

Statistics

  • Thankful Level 3

View badges

Feeds

View by

Answered
ENCOUNTER ERROR while using the FPGA system_top.tcl
I found the dame solution, The problem is caused by this segment: The setup of the DDR4: # Create instance: ddr4_0, and ...

24 dagar ago | 0

| accepted

Question


ENCOUNTER ERROR while using the FPGA system_top.tcl
Hi, I want to learn the reference design from the official given example: Deep Learning Processor IP Core Generation for Cu...

24 dagar ago | 1 answer | 0

1

answer

Question


hW.deploy stuck after programming the bitstream
Hi, After successfully compiling the hardware, ### Allocating external memory buffers: offset_name ...

ungefär en månad ago | 1 answer | 0

1

answer

Question


The FPGA resource estimation for device family 'Kintex Ultrascale+'
Hello, I create a FPGA board with the device family of 'Kintex Ultrascale+'. At the Step of fpga resource estimation...

ungefär en månad ago | 1 answer | 0

1

answer

Answered
fail to set the hPC.TargetPlatform
找到原因了，开发板注册文件与参考设计注册文件不能放在一个文件夹 Translation: Found the reason. The development board registration file and the reference desig...

ungefär en månad ago | 0

| accepted

Question


fail to set the hPC.TargetPlatform
Hi, I followed the guide of the Deep Learning Processor IP Core Generation for Custom Board . At the Step set the impo...

ungefär en månad ago | 1 answer | 0

1

answer

Answered
Could not find compatible AXI Manager IP
明白原因了，必须使用matlab专用的jtag2axi ip核，其路径为： % C:\Program Files\MATLAB\R2022a\toolbox\hdlverifier\supportpackages ... % \fpgadebu...

ungefär en månad ago | 0

| accepted

Question


unable to find FTD2XX library path
Hi, When i use h=aximanager('AMD','JTAGCableType','FTDI'); in Ubuntu 20.04 LTS system. An error occurs: ...

ungefär en månad ago | 2 answers | 0

2

answers

Question


Could not find compatible AXI Manager IP
Hi, I want to access to the DDR4 using jtag 2 axi manager, I have set a jtag 2 axi ip core in my block design: And if I ...

ungefär en månad ago | 1 answer | 0

1

answer

Question


How to generate CUSTOM REFERENCEDESIGN for deep learning ip core?
您好， 我想要将神经网络部署到我的FPGA上，但是我的FPGA并不是Matlab直接支持的，所以我在生成deep learning ip core的时候选择了‘Generic Deep Learning Processor’,我很疑惑的是这个IP...

ungefär 2 månader ago | 1 answer | 0

1

answer

Answered
fpga in loop tesy error fail to initialize the rtioStream library
The problem has been solved! Thanks to the help and the guidance! Two packages are needed to solve this question. 1.FTD2XX li...

3 månader ago | 0

Question


fpga in loop tesy error fail to initialize the rtioStream library
When i create my custom fpga board, i meet with this error: Error:Failed to initialize the RTIOStream library. Failed to open ...

3 månader ago | 1 answer | 0

1

answer

Question


how to download the third party support package file "xilinx linux binaries"
Hello, I have tried several times to download the third party support package "xilinx linux binaries". download error, Can no...

3 månader ago | 4 answers | 0

4

answers

Question


How to add vivado to the matlab in ubuntu/linux system?
Hello, I install the matlab 2024b and vivado 2023.2 on the ubuntu 20.04. The command 'hdlsetuptoolpath' needs the fil...

3 månader ago | 1 answer | 0

1

answer

Question


what kind of basic FPGA system is needed for deep learning IP core generation?
I'm tring to deploy my deep learning network on FPGA. I need to create my FPGA evaluation board. Now, I have two questions. i...

3 månader ago | 2 answers | 0

2

answers