Statistics
5 Questions
0 Answers
RANK
134 122
of 297 527
REPUTATION
0
CONTRIBUTIONS
5 Questions
0 Answers
ANSWER ACCEPTANCE
0.0%
VOTES RECEIVED
0
RANK
of 20 454
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 159 075
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
How to get digital/analog input to speedgoat processor using IO334-325k
Hello, I'm currently running a controller model on speedgoat IO334-325k FPGA, using hdl coder to define analog and digital inte...
3 månader ago | 1 answer | 0
1
answerQuestion
Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...
9 månader ago | 1 answer | 0
1
answerQuestion
HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...
11 månader ago | 1 answer | 0
1
answerQuestion
HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...
11 månader ago | 1 answer | 0
1
answerQuestion
HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...
nästan 2 år ago | 1 answer | 0
