Statistics
1 Question
0 Answers
RANK
265,153
of 301,428
REPUTATION
0
CONTRIBUTIONS
1 Question
0 Answers
ANSWER ACCEPTANCE
100.0%
VOTES RECEIVED
0
RANK
of 21,271
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 174,497
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Discussions
AVERAGE NO. OF LIKES
Feeds
Question
HDL code generation of delay block and problem in regard to the use of verilog ce_out
I'm building a PI contorller with HDL Coder, the model base rate is 80MHz, all blocks are defined with a sample rate of 16KHz. ...
4 years ago | 1 answer | 0
