![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/17889804_1584813544938_DEF.jpg)
JOAQUIN GARCIA ORDOÑEZ
Followers: 0 Following: 0
Statistics
3 Questions
0 Answers
RANK
247 120
of 293 557
REPUTATION
0
CONTRIBUTIONS
3 Questions
0 Answers
ANSWER ACCEPTANCE
66.67%
VOTES RECEIVED
0
RANK
of 20 043
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 149 344
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Processor and FPGA Synchronization in Coprocessing Mode
Hello everyone. I'm following this documentation to run an experiment that is hardware-in-the-loop: https://mathworks.com/help/...
ungefär 3 år ago | 1 answer | 0
1
answerQuestion
HDL Coder won't map LUT into BRAM
Hello everyone. I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LU...
mer än 3 år ago | 1 answer | 0
1
answerQuestion
How can I modify mapping options in HDL Workflow Advisor in Simulink?
Hi everyone. I am trying to implement a design on a FPGA using Simulink's HDL Workflow Advisor. The block that I am trying to i...
mer än 4 år ago | 1 answer | 0