Statistics
3 Questions
0 Answers
RANK
76,843
of 300,847
REPUTATION
0
CONTRIBUTIONS
3 Questions
0 Answers
ANSWER ACCEPTANCE
33.33%
VOTES RECEIVED
0
RANK
of 21,094
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 171,238
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Discussions
AVERAGE NO. OF LIKES
Feeds
Question
pir_core:pirudd:assertionFailed: Assertion failed: b:\matlab\src\cgir_hdl\dom_pir_core\cgtransformdriver.cpp:155:lsv_result != CG::transform::StructExplosion::RESULT_ERROR
When the RAM option is not chosen, it works well. However, when the RAM mapping option is chosen, it doesnot work with the f...
6 years ago | 1 answer | 0
1
answerQuestion
HDL user-defined block RAM
At the step of "Verify with HDL Test Bench", it produces the following errors Simulation failed. See report. Error in Sim...
6 years ago | 1 answer | 0
1
answerQuestion
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cycles", the test bench does not agree with the HDL code. How to solve this problem?
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cyc...
7 years ago | 2 answers | 0
