Statistics
5 Questions
0 Answers
RANK
105 089
of 289 759
REPUTATION
0
CONTRIBUTIONS
5 Questions
0 Answers
ANSWER ACCEPTANCE
20.0%
VOTES RECEIVED
0
RANK
of 19 583
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 144 141
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
How to disable clockdriver logic and clr port (automatic added) in generated vhdl code?
The dev enviroment of my experiment is Matlab 2020b with Vivavdo 2020. I attached the sysgen model and relative configuration f...
7 månader ago | 1 answer | 0
1
answerQuestion
tristate input in hdl verifier?
Hi guys, I met a problem on how to generate tristate bus stimulus in hdl verifier. In details, I need to verify a bus read/writ...
mer än ett år ago | 0 answers | 0
0
answersQuestion
How to update HDL verifier block when VHDL source changes its port definition?
I couldn't find a way to update the block when vhdl source change its source file. So, I have to manually add or remove those de...
mer än ett år ago | 2 answers | 0
2
answersQuestion
Exception on debug C shared library based application when using visual studio 2017
Hello guys, Now, I try and study to use Matlab library compiler to convert matlab script to library function, and call it in C ...
mer än ett år ago | 1 answer | 0
1
answerQuestion
Question on zp2sos gain scaling?
Hello guys, I have a question on matlab zp2sos function. The question is how matlab do scaling when convert z/p/k to zeros...
mer än 6 år ago | 0 answers | 0