Bharathi Yogaraj
Followers: 0 Following: 0
I'm a development manager at MathWorks , focusing on deep learning deployment on FPGA and vision application
VHDL
Spoken Languages:
English
Statistics
0 Questions
6 Answers
RANK
10 807
of 295 673
REPUTATION
4
CONTRIBUTIONS
0 Questions
6 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
2
RANK
of 20 262
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 154 257
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Seeking Guidance on Auto-Generating Verilog Code for ASIC Simulation with HDL Coder and Deep Learning HDL Toolbox
After creating hPC, use the following commands to generate verilog code for ASIC workflow that is independent of any specific ve...
ungefär 2 månader ago | 1
Latency for NN deployment information using DL HDL toolbox
When the activation layers are placed after the convolution or fully connected layers, they are fused together to avoid any extr...
ungefär ett år ago | 0
Deep Learning toolbox commands sent
In above script, Instructions will be generated for specified network(net) and specified bitstream('zcu102_single') using hW.c...
mer än ett år ago | 0
Can Deep learning HDL toolbox be used for a customized FPGA board without DDR memory?
Below example shows how to create custom board and generate a deep learning processor IP core for the custom board. https://ww...
mer än ett år ago | 0
Fog rectification reference algorithm
Here are references for Fog rectification example: 1. He, Kaiming. "Single Image Haze Removal Using Dark Channel Prior." Thesis...
ungefär 2 år ago | 0
Hardware platform for "Stereo Disparity using Semi-Global Block Matching" example
Currently, output frame is reconstructed only based on valid signal. The algorithm does not consider back & front porch during p...
mer än 3 år ago | 1