how does the simulink design verifier creates test case
Show older comments
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna
Accepted Answer
More Answers (0)
Categories
Find more on Simulink Design Verifier in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!