how does the simulink design verifier creates test case
    3 views (last 30 days)
  
       Show older comments
    
    Ajay krishna Vasanthakumar
 on 27 Jul 2020
  
    
    
    
    
    Commented: Ajay krishna Vasanthakumar
 on 31 Jul 2020
            Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna
0 Comments
Accepted Answer
  Pat Canny
    
 on 30 Jul 2020
        Hi Ajay,
There is an option to "extend" existing test cases with Simulink Design Verifier: https://www.mathworks.com/help/sldv/ug/when-to-extend-existing-test-cases.html
This is a common workflow for users who wish to leverage existing (often manually written) test cases. The test cases are extended in time from the stop time of the manually written test cases.
Otherwise, Simulink Design Verifier will create a new test case with a simulation start time of t=0 .
Hopefully this helps.
Thanks.
- Pat
More Answers (0)
See Also
Categories
				Find more on Simulink Design Verifier in Help Center and File Exchange
			
	Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!