S-function configured with buses, does it support design verifier.
1 view (last 30 days)
Show older comments
S-function with Buses as inputs and outputs, does it support for automatic test generation using design verifier. In attached document i have given clear explanation regarding this issue.
0 Comments
Answers (0)
See Also
Categories
Find more on Verification, Validation, and Test in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!