Main Content


Class: hdlcoder.ReferenceDesign
Namespace: hdlcoder

Specify Microchip Libero SoC exported block design Tcl file

Since R2022b




addCustomLiberoDesign('CustomBlockDesignTcl',bd_tcl_file) specifies the exported block design Tcl file that contains the Microchip Libero® SoC embedded system design. Use this method if your synthesis tool is Microchip Libero SoC.

Input Arguments

expand all

Block design Tcl file that you exported from your Microchip Libero SoC embedded system design project, specified as a character vector. The Tcl file name must be the same as the Libero block diagram name.

Example: 'design1_led.tcl'


  • If you have more than one AXI Master IP, in the custom block design Tcl file, you must make sure that the AXI Master IPs connect to the same AXI Interconnect IP. The AXI4 slave interfaces in the HDL IP core also connect to this Interconnect.

  • If your synthesis tool is Xilinx® ISE, use the addCustomEDKDesign method.

  • If your synthesis tool is Altera® Quartus® II, use the addCustomQsysDesign method.

Version History

Introduced in R2022b