Higher Efficiency with Scalability in Semiconductor and Mixed EV Architecture
Hans Adlkofer, Infineon
Hear from Mr. Adlkofer how Infineon is accelerating the development of next gen E/E architectures, complementing its hardware offering with digital twins and simulation models, enabling faster design cycles and design verification at an early stage.
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.