Design for AMI - A New Integrated Workflow for Modeling High-Speed PAM4 SerDes Systems - MATLAB
Video Player is loading.
Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
  • Chapters
  • descriptions off, selected
  • captions off, selected
      Video length is 23:04

      Design for AMI - A New Integrated Workflow for Modeling High-Speed PAM4 SerDes Systems

      Jonggab Kil, Intel

      Today’s high speed SerDes design requires upfront effort by architects to allow for the direct extraction of an IBIS-AMI model from the architectural model. We demonstrate a process of creating an IBIS-AMI model from detailed characterization data of the CTLE, DFE, and CDR. The multi-stage CTLE is defined by frequency domain curves and saturating voltage in/out tables; poles/zeros extracted from the curves by vector fitting are combined with a memoryless nonlinearity to model each CTLE stage.  Advanced impulse response equalization adaptation schemes quickly find near-optimum settings and serve as a starting point for custom adaptation implementations.

      Recorded: 6 Nov 2019