MATLAB AXI Master

Access AXI slave memory on FPGA board from MATLAB®

Access on-board memory locations from MATLAB, using the MATLAB AXI Master IP in your FPGA design, and the aximaster object. The object connects to the IP over the JTAG cable, and allows read and write commands to slave memory locations from the MATLAB command line.

Functions

setupAXIMasterForVivado Add AXI master IP path to Vivado project
readmemoryRead data out of AXI4 memory-mapped slaves
writememoryWrite data to AXI4 memory-mapped slaves
releaseRelease JTAG cable resource

Objects

aximaster Read and write memory locations on an FPGA board from MATLAB

Blocks

AXI Master ReadRead memory locations on FPGA board from Simulink
AXI Master WriteWrite memory locations on FPGA board from Simulink

Topics

Set Up for MATLAB AXI Master

High-level steps for accessing memory-mapped locations on an FPGA board from MATLAB or Simulink®.

Ethernet MATLAB as AXI Master

Integrate and configure Ethernet MATLAB as AXI Master using User Datagram Protocol (UDP).

PCI Express MATLAB as AXI Master

Integrate and configure of MATLAB as AXI Master IP over PCI Express.

Use Simulink to Access FPGA Locations

Access memory-mapped locations on an FPGA board from Simulink.

Featured Examples