

The banner features a dark blue background with a grey triangular shape in the upper right. A white waveform is visible in the grey area. A 3D wireframe plot with a color gradient from yellow to blue is positioned in the lower right. Faint blue circuit-like patterns are also present in the bottom right corner.

MATLAB EXPO 2017 KOREA

4월 27일, 서울

등록 하기 matlabexpo.co.kr


Designing and Targeting Video Processing Subsystems for Hardware

정승혁 과장


Senior Application Engineer

MathWorks Korea

Process : From Algorithm to Hardware



Developing the System-Level Algorithm



<Concept & Algorithm>


- Develop system-level algorithms
- Simulate, analyze, modify
- Partition hardware vs software implementation

Image Processing Toolbox™


- Image display and exploration
- Image enhancement
- Morphological operations
- Image registration
- Geometric transformation
- ROI-based processing

Computer Vision System Toolbox™

- Feature detection, extraction
- Feature-based registration
- Object detection and tracking
- Stereo vision
- Video processing



From Frames to Pixels to Hardware



<Algorithm to Micro-architecture>

- Convert to pixel-streaming algorithms
- Add hardware micro-architecture
- Convert data types to fixed-point

Vision HDL Toolbox™

- Simulate hardware micro-architecture of algorithms
- Streaming pixel-based functions and blocks
- Convert between frames and pixels
- Standard and custom frame sizes
- Built-in line buffer management




Vision HDL Toolbox System Objects


Show:

Video Formats and Interfaces	
<code>visionhdl.FrameToPixels</code>	Convert frame-based video to pixel stream
<code>visionhdl.PixelsToFrame</code>	Convert pixel stream to frame-based video
<code>visionhdl.MeasureTiming</code>	Measure timing of pixel control structure input
<code>visionhdl.PixelStreamAligner</code>	Align two streams of pixel data
<code>visionhdl.ROISelector</code>	Select region of interest (ROI) from pixel stream
HDL-Optimized Algorithm Design	
<code>visionhdl.ChromaResampler</code>	Downsample or upsample chrominance component
<code>visionhdl.ColorSpaceConverter</code>	Convert color information between color spaces
<code>visionhdl.DemosaicInterpolator</code>	Construct full RGB pixel data from Bayer pattern pixels
<code>visionhdl.GammaCorrector</code>	Apply or remove gamma correction
<code>visionhdl.LookupTable</code>	Map input pixel to output pixel using custom rule
<code>visionhdl.EdgeDetector</code>	Find edges of objects

Image Processing Algorithms: Frame-Based vs Streaming-Pixel




- Vision HDL Toolbox™**
- Simulate hardware micro-architecture of algorithms
 - Streaming pixel-based functions and blocks
 - Convert between frames and pixels
 - Standard and custom frame sizes
 - Built-in line buffer management




- Frame-Based**
- Whole frame at a time
 - Random access to any pixel via MATLAB/Simulink [X,Y] coordinate

- Streaming-Pixel**
- Across rows, row-by-row
 - Region of interest (ROI) stored in a multi-line buffer





From Model to HDL Code

Automatically generate synthesizable HDL from system-level design



Micro-architecture to implementation


- Speed and area optimization
- HDL code generation
- Verification
- FPGA/ASIC implementation



ASIC/FPGA


Corner Detection Algorithm

- A corner can be defined as the intersection of two edges
- An approach used within computer vision systems to extract certain kinds of features and infer the contents of an image
- Corner detection is frequently used in motion detection, image registration, video tracking, image mosaicing, panorama stitching, 3D modelling and object recognition




Method	Merit
Harris corner detection <i>(by Harris & Stephens)</i>	Accurate results
Minimum eigenvalue <i>(by Shi & Tomasi)</i>	Fastest computation
Local intensity comparison <i>(Features from Accelerated Segment Test, FAST by Rosten & Drummond)</i>	Trade-off between accuracy and computation

Demo : CornerDetectionHDLExample



From frame-based to streaming-pixel



Converts dimensions and sample rate

Generates pixel control bus

Block Parameters: Frame To Pixels

Frame To Pixels (mask) (link)
Converts a full frame image to pixel stream.

Parameters

Number of components: 3

Video format: 240p

Video Format Parameters


Active pixels per line:	320	Active video lines:	240
Total pixels per line:	402	Total video lines:	324
Starting active line:	1	Ending active line:	240
Front porch:	44	Back porch:	38

The diagram shows a large rectangle representing the total video lines (324) and total pixels per line (402). Inside this rectangle is a smaller rectangle representing the active video area. The active video area is defined by the starting active line (1) and ending active line (240). The active pixels per line is 320. The front porch is 44 pixels and the back porch is 38 pixels.

OK Cancel Help Apply



Useful blocks for streaming-pixel conversion

- Frame to Pixel, Pixel to Frame




Managing the Pixel Stream from Active Video Sources

- Vertical and Horizontal Blanking Intervals
- Algorithm needs to handle sync signals




Probing Signal Values using Logic Analyzer

- Simply inspect and compare signal data in model (DSP System Toolbox™ is Required)




HDL Code Generation for Hardware




Deployment on Hardware


- Merge generated HDL code to User code
- Use Hardware Support Package for rapid prototyping




Install Hardware Support Package (HSP)



Summary : Workflow from Algorithm to Hardware



Lane Detection System Demo



**Video Source
Simulink**

EtherNET

Video Source(HDMI-In)


Processed Video(HDMI-Out)

Hardware Target


Display

Lane Detection System in Action

Computer Vision System Toolbox™ Support Package for Xilinx® Zynq®-Based Hardware



Workflow From Frames to Pixels to Hardware



- New application innovation happens at the system-level
 - Implemented across software and hardware

- Successful implementation requires collaboration

- Connected workflow to FPGA/ASIC hardware delivers:
 - Broader micro-architecture exploration
 - Agility to make changes, simulate, generate code
 - Continuous verification